




M3 System Block Diagram

WWW.AliSaler.Com

M/B




WWW.AliSaler.Com



ICS9LPRS480 P/N : ALPRS480000
 SLG8SP628 P/N : AL8SP628000
 RTM880N-796 P/N : AL000880000

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.
 Place within 0.5" of CLKGEN



To CPU 200 Mhz

To NB RS880M for VGA

To NB 100 Mhz

To SB

To LAN Controller

To Mini PCIE Slot(TV)

To Mini PCIE Slot(WLAN)

To 6 in 1 Controller

To USB 3.0

To NB HT BUS 100 Mhz

To SB USB 48 Mhz





To NB

CLOCK INPUT TABLE

CLOCKS	RS780
HT_REFCLKP	100M DIFF
HT_REFCLKN	100M DIFF
REFCLK_P	14M SE (1.1V)
REFCLK_N	vref
GFX_REFCLK	100M DIFF(IN/OUT)*
GPP_REFCLK	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF





CLOCKS	RS780
HT_REFCLKP	100M DIFF
HT_REFCLKN	100M DIFF
REFCLK_P	14M SE (1.1V)
REFCLK_N	vref
GFX_REFCLK	100M DIFF(IN/OUT)*
GPP_REFCLK	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF

* default





DDR3 Memory Interface A

DDR3 Memory Interface B




WWW.AliSaler.Com






Processor Power and Ground



WWW.AliSaler.Com



Bottom Side Decoupling



WWW.AliSaler.Com




signals	RS880M
HT_TXCALP	R430 301 ohm 1%
HT_TXCALN	
HT_RXCALP	R434 301 ohm 1%
HT_RXCALN	




Quanta Computer Inc.

PROJECT : ZN8

Size	Document Number	Rev
	RS880M-HT Link I/F	1A
Date:	Monday, March 22, 2010	Sheet 7 of 40




Enables Debug Bus access through memory I/O pads and GPIO.
0 : Enable RS880M, Default
1 : Disable RS880M
(RX881 use DAC_VSYNC)




Indicates if memory Side port is available or not
0: Reserved
1: Required setting. Select with a pull-up resistor on the strap
(RX881 use DAC_HSYNC)



For All version












DDR3 based CPU : Level shifted to 1.8V on the Northbridge side using an open-drain buffer and pulled up to 1.8V_S0 through a 2.2k Ohm 5% resistor on the Northbridge side.



ALLOW_LDTSTOP	OC
LDT_STOP#	3.3V Input

* Although defined as 3.3V I/Os, a 1.8V signaling level is supported on LDT_STOP#/ALLOW_LDTSTOP given that Vih is 1.4V. 3.3V to 1.8V level translation is not required.

140ohm CS11402FB19



U23C

PART 3 OF 6

AVDD1(NC)

AVDD2(NC)

AVSSD(NC)

AVDDQ(NC)

AVSSQ(NC)

C_P(DFT_GPIO5)

Y(DFT_GPIO2)

COMP_Pb(DFT_GPIO4)

RED(DFT_GPIO0)

RED(NC)

GREEN(DFT_GPIO1)

GREEN(NC)

BLUE(DFT_GPIO3)

BLUE(NC)

DAC_HSYNC(PWM_GPIO4)

DAC_VSYNC(PWM_GPIO6)

DAC_SCL(PCE_RCARLN)

DAC_SDA(PCE_TCARLN)

DAC_RSET(PWM_GPIO1)

PLLVD1(NC)

PLLVD18(NC)

PLLVS(NC)

VDDA18HTPLL

VDDA18PCIEPLL1

VDDA18PCIEPLL2

SYSRESETb

POWERGOOD

LDTSTOPb

ALLOW_LDTSTOP

HT_REFCLKP

HT_REFCLKN

REFCLK_P(OSCIN(OSCIN))

REFCLK_N(PWM_GPIO3)

GFX_REFCLKP

GFX_REFCLKN

GPP_REFCLKP

GPP_REFCLKN

GPPSB_REFCLKP(SB_REFCLKP)

GPPSB_REFCLKN(SB_REFCLKN)

I2C_CLK

I2C_DATA

DDC_CLK0(AUX0P(NC))

DDC_DATA0(AUX0N(NC))

DDC_CLK1(AUX1P(NC))

DDC_DATA1(AUX1N(NC))

STRP_DATA

RSVD

AUX_CAL(NC)

RS880M

TXOUT_L0P(NC)

TXOUT_L0N(NC)

TXOUT_L1P(NC)

TXOUT_L1N(NC)

TXOUT_L2P(NC)

TXOUT_L2N(NC)

TXOUT_L3P(NC)

TXOUT_L3N(NC)

TXOUT_U0P(NC)

TXOUT_U0N(NC)

TXOUT_U1P(PCIE_RESET_GPIO3)

TXOUT_U1N(PCIE_RESET_GPIO2)

TXOUT_U2P(NC)

TXOUT_U2N(NC)

TXOUT_U3P(PCIE_RESET_GPIO5)

TXOUT_U3N(PCIE_RESET_GPIO4)

TXOUT_L0P(NC)

TXOUT_L0N(NC)

TXOUT_L1P(NC)

TXOUT_L1N(NC)

TXOUT_L2P(NC)

TXOUT_L2N(NC)

TXOUT_L3P(NC)

TXOUT_L3N(NC)

TXOUT_U0P(NC)

TXOUT_U0N(NC)

TXOUT_U1P(PCIE_RESET_GPIO3)

TXOUT_U1N(PCIE_RESET_GPIO2)

TXOUT_U2P(NC)

TXOUT_U2N(NC)

TXOUT_U3P(PCIE_RESET_GPIO5)

TXOUT_U3N(PCIE_RESET_GPIO4)

TXCLK_LP(DBG_GPIO1)

TXCLK_LN(DBG_GPIO3)

TXCLK_UP(PCIE_RESET_GPIO4)

TXCLK_UN(PCIE_RESET_GPIO1)

VDDLTP18(NC)

VSSLT18(NC)

VDDLTP18_1(NC)

VDDLTP18_2(NC)

VDDLTP18_3(NC)

VDDLTP18_4(NC)

VSSLT1(VSS)

VSSLT2(VSS)

VSSLT3(VSS)

VSSLT4(VSS)

VSSLT5(VSS)

VSSLT6(VSS)

VSSLT7(VSS)

LVDS_DIGON(PCE_TCARLP)

LVDS_BLO(PCE_RCARLP)

LVDS_ENA_B(PWM_GPIO2)

LVDS_TX_L0P

LVDS_TX_L0N

LVDS_TX_L1P

LVDS_TX_L1N

LVDS_TX_L2P

LVDS_TX_L2N

LVDS_TX_L3P

LVDS_TX_L3N

LVDS_TX_U0P

LVDS_TX_U0N

LVDS_TX_U1P

LVDS_TX_U1N

LVDS_TX_U2P

LVDS_TX_U2N

LVDS_TX_U3P

LVDS_TX_U3N

LVDS_TXCLK_LP

LVDS_TXCLK_LN

LVDS_TXCLK_UP

LVDS_TXCLK_UN

LVDS_TXCLK_LP

LVDS_TXCLK_LN

LVDS_TXCLK_UP


LVDS_TXCLK_UN

LVDS_TXCLK_LP

LVDS_TXCLK_LN



LVDS_TXCLK_UP

LVDS_TXCLK_UN



RS880M DEBUG PIN MAPPING


DEBUG_OUT0	LVDS_DIGON
DEBUG_OUT1	LVDS_ENA_B
DEBUG_OUT2	LVDS_BLO
DEBUG_OUT3	TMDS_HPD
DEBUG_OUT4	AUX1N
DEBUG_OUT5	AUX1P
DEBUG_OUT6	HPD
DEBUG_OUT7	AUX_CAL



Quanta Computer Inc.
PROJECT : ZN8

Size	Document Number	Rev
	RS880M-System I/F	1A

Date: Monday, March 22, 2010 Sheet 9 of 40



STRAP_DEBUG_BUS_GPIO_ENABLEb

Enables the Test Debug Bus using GPIO.

RS880M	
1 Disable	
0 Enable	

DFT_GPIO1: LOAD_EEPROM_STRAPS


Selects Loading of STRAPS from EPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

RS880M: Enables Side port memory

RS880M:HSYNC#

Selects if Memory SIDE PORT is available or not
 1 = Memory Side port Not available
 0 = Memory Side port available
 Register Readback of strap: NB_CLKCFG:CLK_TOP_SPARE_D[1]




Quanta Computer Inc.

PROJECT : ZN8

Size	Document Number	Rev
	RS880M-Spmem/Straps	1A
Date:	Monday, March 22, 2010	Sheet 10 of 40

RS880M POWER TABLE

PIN NAME	RS880M	PIN NAME	RS880M
VDDHT	+1.1V	IOPLLVD	+1.1V
VDDHTRX	+1.1V	AVDD	+3.3V
VDDHTTX	+1.2V	AVDDI	+1.8V
VDDA18PCIE	+1.8V	AVDDQ	+1.8V
VDDG18	+1.8V	PLLVD	+1.1V
VDD18_MEM	+1.8V	PLLVD18	+1.8V
VDDPCIE	+1.1V	VDDA18PCIEPLL	+1.8V
VDDC	+1.1V	VDDA18HTPLL	+1.8V
VDD_MEM	+1.8V/1.5V	VDDLTP18	+1.8V
VDDG33	+3.3V	VDDL18	+1.8V
IOPLLVD18	+1.8V	VDDL33	NC



SK2


RX740, RS720, RS780, Socket
DNI



Quanta Computer Inc.

PROJECT : ZN8

Size	Document Number	Rev
	RS880M-Power	1A
Date:	Monday, March 22, 2010	Sheet 11 of 40



NC only ,Can't be install

3V_S5
R41 *2.2K/J 4 SB_TEST0
R37 *2.2K/J 4 SB_TEST1
R51 *2.2K/J 4 SB_TEST2

3V_S5
B-48
R609 *2.2K/J 4 PCIE_WAKE#

2,3,5,9,10,11,12,14,15,16,17,18,19,20,21,22,23,24,25,26,27,29,30,31,33,34,38,39,41

VCC3 VCC3

USBCLK/41M_25M_48M_OSC pin is CLK input pin when EXT_CLKGEN mode. It is output CLK source when INT_CLKGEN mode.

VCC3 SCL0/SDATA0 is 3V tolerance Clock gen/Robson/TV tuner AMD datasheet define it /DDR2/DDR2 thermal/Accelerometer

R73 2.2K/J 4 PCLK_SMB
R74 2.2K/J 4 PDAT_SMB


3V_S5 SCL1/SDATA1 is 3V/5 tolerance AMD datasheet define it

R36 2.2K/J 4 SB_SMBCLK1
R47 2.2K/J 4 SB_SMBDATA1

3V_S5 SCL2/SDATA2 is 3V/5 tolerance AMD datasheet define it

R33 2.2K/J 4 SB_SMBCLK2
R32 2.2K/J 4 SB_SDATA2
R186 *2.2K/J 4 DNBSWON#

VCC3
R52 *4.7K/J 4 SUS_STAT#




SATA PORT 0,1,2,3
can support AHCI
mode



SATA1

SATA ODD

Signal Name	Explanation
SATA_CALRP	SB800 A11: 800-? 1% resistor to GND. P/N:CS18062FB00(806 Ohm) SB800 A12: TBD-? 1% resistor to GND. (1K ohm)
SATA_CALRN	SB800 A11: 931-? 1% resistor to VDDAN_11_SATA. SB800 A12: TBD-? 1% resistor to VDDAN_11_SATA.



PLACE SATA_CAL
RES VERY CLOSE
TO BALL OF SB820



SB800
Part 2 of 5

FLASH

SERIAL ATA

HW MONITOR

SPI ROM



FLASH

SERIAL ATA


HW MONITOR

SPI ROM


IF THERE IS NO IDE, TEST
POINTS FOR DEBUG BUS
IS MANDATORY



	ID4	ID3	ID2	ID1	ID0
0				UMA	14"
1				Discrete	15"



REQUIRED STRAPS




	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO195
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2	Watchdog Timer Enable	USE DEBUG STRAPS	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	INT. CLKGEN ENABLED DEFAULT	H, H=Reserved H, L=SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1 DEFAULT	Watchdog Timer Disable DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK MODE	EC DISABLED DEFAULT	EXT. CLKGEN ENABLE	L,H=LPC ROM L, L=FWH ROM	DEFAULT


```
internal have
pull Hi 10K
```

DEBUG STRAPS


SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	DISABLE I2C ROM DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	ENABLE I2C ROM use REQ# as SDA use GNT# as SCL	ENABLE PCI MEM BOOT








NB_PWRGD_IN:
RS880/RX881 = 1.8V;
Do NOT share it with SB_PWRGD when use Internal Clk Gen (Need SB_PLL initialize firstly)




CHANNEL A DIMM 0

WWW.AliSaler.Com




PC2100 DDR3 SDRAM SO-DIMM (204P)

DDR3-DIMM0_H=5.2_Standard







FOX H:9.2 white
PCB Placement




AM3

SPD SA0	0
SPD SA1	0



DDR3-DIMM0_H=5.2_Standard




Place these Caps near So-Dimm0.



Quanta Computer Inc.
PROJECT : ZN8

Size	Document Number	Rev
	DDR3 CHA DIMM 0	1A

WWW.AliSaler.Com



CHANNEL B DIMM 1






M_B_DQ32----JDIM4.130----JDIM3.130
M_B_DQ36----JDIM4.129----JDIM3.129


M_B_DQ41----JDIM4.147----JDIM3.147
M_B_DQ43----JDIM4.149----JDIM3.149
M_B_DQ42----JDIM4.159----JDIM3.159
M_B_DQ40----JDIM4.157----JDIM3.157

SUYIN H:9.2 RVS Black


PCB Placement







625 Change CN22 pin define and footprint at C test.




MXM DP CONN for Scalar Board




LVDS+DP CONN for MXM




Thermo SMBus




MXM VIN Power switch




MXM 3V/5V Power switch





Share Pin	XD	MS	SD
SP1	XDR/B#	MS_CLK	SD_WP
SP2	XD_RE#	MS_INS#	
SP3	XD_CE#		SD_D1
SP4	XD_CLE	MS_D7	SD_D0
SP5	XD_ALE	MS_D3	SD_D7
SP6	XD_WE#		SD_CD#
SP7	XD_WP	MS_D6	SD_D6
SP8	XD_D0	MS_D2	SD_CLK
SP9	XD_D1	MS_D0	SD_D5
SP10	XD_D2		SD_CMD
SP11	XD_D3	MS_D4	SD_D4
SP12	XD_D4	MS_D1	SD_D3
SP13	XD_D5	MS_D5	SD_D2
SP14	XD_D6	MS_BS	






1st 2.5"/3/5" SATA HDD

From PCH SATA



SATA HDD CONNECTOR

CAP. Close connect side





SATA CD-ROM


To SATA-HDD conn



SATA ODD CONNECTOR






USB connector same as ZN6









Quanta Computer Inc.
PROJECT : ZN8


Size	Document Number	Rev
	SATA HDD/ODD	1A
Date:	Monday, March 22, 2010	Sheet 23 of 40






USB connector same as ZN6


BLUETOOTH CONNECTOR




WEB CAM MODULE



TO WEB CAM MODULE











For dongle




MULTI-TOUCH

HP spec:USB header for touch controller must be able to support 3.0 A.









PANEL_ON	PANEL_ON_EC	LCDVCC
0	0	Power OFF
0	1	Power ON
1	0	Power ON
1	1	Power ON




PWM CONTROL






Option 2
a.5V panel --- remove Q41,C675,R438,R441,D26
b.12V panel --- remove Q41,R442,D26
Option 4
remove R441,R442
















PANEL VCC CONTROL



CRT for Debug





 Quanta Computer Inc. PROJECT : ZN8		
Size	Document Number	Rev
	CRT	1A
Date	Monday, March 22, 2010	Sheet 28 of 40









WWW.AliSaler.Com




20 pin + 40 pin I/O Connector


Eject Button
IR / PWRBTN / PWRLED


The above white (470 +/- 5 nm) color is used to indicate the system is powered on and in the S0 state. The amber (590 +/- 5 nm) color is used to indicate the system is in one of the standby states (S1, S4, S5).


PWRBTN# must pull up to PCU power well



























**APL5930 Pin 9 connect to VIN
 **APL5920 Pin 9 connect to GND
 R2(VFB-GND) Range=1K~24K ohm




















AUDIO AMPLIFIER


12/22 Add AR70/AR71 near the CODEC by ADI demanded






2/3 ME change from 4 to 5pin.



2W X 4



12/22 Add AR72/AR73 near the CODEC by ADI demanded



Quanta Computer Inc.

PROJECT : ZN8

Size	Document Number	Rev
	AMP (SSM2306)	1A
Date:	Monday, March 22, 2010	Sheet 42 of 43

8-1 : CLK source change to CLK_00M from 00
 8-2 : Change register for GPIO type
 8-3 : Remove register for CLK_00M source
 8-4 : Linking for GPIO read
 8-5 : For LMS and USB 0.0 PCB signal
 8-6 : For USB setting control
 8-7 : Change CLK source from 00 to CLK_00M
 8-8 : Separate system 01 power from 00VCC
 8-9 : Mount 000 and 00 for 00M control
 8-10 : Change 00 string setting
 8-11 : Connect USB setting
 8-12 : Linking for GPIO read
 8-13 : Connect 00M power and 00M name
 8-14 : Linking for CLK_00M connection
 8-15 : Change 00M connection type
 8-16 : Change 00M connection type
 8-17 : Change mini PCB controller from 00 to 00
 8-18 : Change mini PCB controller from 00 to 00
 8-19 : Add separator for name filtration
 8-20 : Separate 00M and power source
 8-21 : Modify display port 00M connection
 8-22 : Modify panel 00M read / write function
 8-23 : Modify display port 00M connection
 8-24 : Add panel power 10V/10V switch function
 8-25 : Connect 00M power and 00M name
 8-26 : Add power 10V/10V power detection
 8-27 : Link 00M and 10V to 00 for 00M control
 8-28 : Add 00M for 00M control
 8-29 : CPU/00M 00M connection for 00
 8-30 : Add 00M 00M power detection
 8-31 : Change 00M connection type
 8-32 : Connect 00M power and 00M name
 8-33 : Modify 00M circuit for 00M
 8-34 : CLK_00M00_00 / CLK_00M00_00 link to CLK_00M 00M00_00 / 00M00_00_00
 8-35 : Change 00M 00M to 00M 00M 4.75
 8-36 : De-ping 00M 00M
 8-37 : Fix 00M and name issue
 8-38 : Fix 00M single issue
 8-39 : Change 00M 00M from port 0 to port C
 8-40 : Fix 00M
 8-41 : Change USB power to 00M
 8-42 : Change 00M 00M link to fix 00M issue
 8-43 : Modified panel power circuit
 8-44 : Change 00M00M from 00M to 00M
 8-45 : Change 00M 00M pin definition
 8-46 : Remove 00M 00M pin 00M
 8-47 : Remove 00M00M 00M
 8-48 : Connect 00M00M to 00M for 00M
 8-49 : Remove 00M 00M 00M circuit
 8-50 : Change 00M 00M to 00M 00M
 8-51 : De-ping 00M 00M
 8-52 : Add 00M00M00M 00M circuit
 8-53 : Remove 00M00M 00M
 8-54 : Change 00M 00M power to 00M
 8-55 : Change 00M 00M power
 8-56 : Disable 00M 00M
 8-57 : De-ping 00M to fix 00M 00M reset issue
 8-58 : Change 00M connection type
 8-59 : Change 00M connection type
 8-60 : Change 00M 00M from 00M to 00M
 8-61 : Change 00M 00M 4.75 and De-ping 00M00M for 00M issue
 8-62 : Add 00M00M power control circuit
 8-63 : Add 00M00M 00M for 00M 00M and 00M00M
 8-64 : Add 00M for 00M00M power function
 8-65 : Add 00M for 00M00M
 8-66 : Add 00M00M control circuit for 00M issue

PAGE 32
 1- del DCIM1 , PR176 , PR175 , PR173 , PR24 , PQ4 , PQ2 , PR32 , PR24 , PR49 , PD1 , PC41 , PR33 , PR164 , CH1 , PR13 , PQ41 , PQ3 , PR55 , PR56 , PC45 , PR54 , PR45 , PR57 , PC4 , PC2
 2 - ADD PR206/100kOhm , PC188/0.1uF , PQ57/40M073904 , PR207/49.9kOhm , PR17/10kOhm , PU16A/LM358 , PR166/220Ohm , PD9/PD33.3K , PR209/100kOhm
 3 - change PR29 FROM 64.9k Ohm TO 13kOhm

PAGE 35
 1 - change PR172 FROM 1k Ohm TO 0 Ohm
 2 - ADD PR17/10kOhm , PC51/560uF/2.5V

PAGE 36
 1 - change P08 VER FROM CPU_VDDIO_P08M0 TO W01M0M

PAGE 37
 1 - change VCC1.5V TO VCC1.5
 2 - add pg65 , pr226 , pc197 , pc196 for 3v3vss

PAGE 39
 1 - change PU10 PWRGOOD FROM CPU_CORE TO VCC1
 2 - add modfat in VCCM
 3 - add pr229 , pr230 , pr238 , pr157 , pg67 , pl66 for pwrgood